logo

EnterTheGrid - PrimeurMonthly

EnterTheGrid - PrimeurMagazine is the premier Grid Computing and Supercomputing information source in the world. With PrimeurMonthly we provide you a free update with grid computing and supercomputer-news and in-depth analysis.

>PrimeurMagazine
>PrimeurLive!
>EnterTheGrid
>Analysis
>Backissues
>Calendar
>Subscribe
>Advertise
>Contact
Contents March 2008
Berkeley Design Automation's Analogue FastSPICE selected by next-generation Japanese supercomputer project for 45nm verification
Santa Clara 20 February 2008 The Analog FastSPICE circuit simulator, developed by Berkeley Design Automation Inc., provider of Precision Circuit Analysis technology for advanced analogue and RF integrated circuits (ICs), has been selected for complex analogue and mixed-signal block verification in a next-generation 45nm supercomputer chip developed by the University of Tokyo and RIKEN.
Advertisement
Advertisement
Visit our sponsors

"Berkeley Design Automation verification tools are critical to the success of our next-generation 45nm supercomputer project", stated Professor Takashi Ikegami of the University of Tokyo. "Analogue FastSPICE delivered accuracy that is as good or better than traditional SPICE 5x-10x faster on our complex analogue and mixed-signal blocks. Since we cannot rely on digital fastSPICE approximations for these designs, Analogue FastSPICE enables us to perform verification tasks that were previously impossible."

"Analogue FastSPICE is allowing us to verify our analogue and mixed-signal blocks faster than we thought possible", stated Duraid Madina, also of the University of Tokyo. "Analogue FastSPICE is not only faster and more accurate than our other SPICE tools - it is faster than digital fastSPICE tools that cannot handle our mixed-signal designs. In our testing, Analogue FastSPICE was often 10x faster than the best traditional SPICE, while giving identical results. We never observed a difference greater than 0.15%."

Berkeley Design Automation tools include Analog FastSPICE circuit simulation, RF FastSPICE periodic analyzer, and PLL Noise Analyzer. The company guarantees identical waveforms to the leading "golden" SPICE simulators down to noise floor (typically 0.1% or less) while delivering 5x-10x higher performance and 5x-10x higher capacity. It achieves this by using advanced algorithms and numerical analysis techniques to rapidly solve the full-circuit matrix and the original device equations without any shortcuts that could compromise accuracy.

Design teams from top-10 semiconductor companies to leading start-ups use Berkeley Design Automation tools to solve big analogue/RF verification problems. Typical applications include characterizing complex blocks (e.g., PLLs, ADCs, DC:DC converters, PHYs, Tx/Rx chains) and running performance simulation of full circuits (e.g., wireless transceivers, wireline transceivers, high-speed I/O macros, memories, microcontrollers, data converters, and power converters).

"We are delighted and honoured to be selected by the consortium as the circuit simulator of choice for the 45nm MDGRAPE-4 supercomputing chip", stated Ravi Subramanian, president and CEO of Berkeley Design Automation. "Our selection by this distinguished team is once again proof that Berkeley Design Automation's Precision Circuit Analysis technology is essential for success in nanometer analogue/RF design."
Advertisement
Visit our sponsors
Advertisement
Visit our sponsors
Source: Berkeley Design Automation

EnterTheGrid - PrimeurMagazine

James Stewartstraat 248

1325 JN Almere

The Netherlands

http://EnterTheGrid.com

mailto:primeur [AT] enterthegrid [DOT] COM

© EnterTheGrid - PrimeurMonthly